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ABSTRACT

While specialized hardware description languages allow for
maximum capability and efficiency in a design automation system,
the use of a general purpose language in the same role can make
the system more available or more pr act i ca 1 for a larger set of
users.

This

project

demonstrates

description and simulation of small
systems.

Building

on

conventions

the

use

digital
and

of

ADA*

signal

primitives

for

the

processing
proposed

by

Denyer and Renshaw, a simple subsystem was described in ADA and
then tested with a small simulator also written in ADA.

* ADA is a trademark of the United States Department of Defense ADA Joint Program Office (AJPO).
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CHAPTER I
INTRODUCTION

The 1ast twenty years have seen the emphasis in e 1ec tron i c
design shift from a low level, device oriented approach to a more
systems oriented, building block style solution.
integrated

circuits,

a

designer

can

view

By working with
the

proposed

imp 1 em en tat i on fr om a more abstract 1 eve 1 , con cent rat i ng more on
behavioral requirements and less encumbered by low level details
like biasing

networks and temperature stabilization.

Combined

with the relatively low cost of mass-produced integrated circuits,
this allows an individual designer the capability to design ever
more powerful and complex systems.
This added power has not come without cost, however.
of

standard

circuits

tends

to

limit

the

flexibility

The use
of the

designer (Hill and Peterson 1981), while the limitations on speed,
efficiency and throughput of general purpose chips can render them
unsuitable for demanding specialized applications (DeMan et al.
1986).

Perhaps the most serious

p~oblem

has been how to most

efficiently manage the complexity of the ever more complicated
systems being produced.
systems designers,

This complexity issue has struck not only

but also those who develop the

circuits for use in these systems.

integrated

2
Specialized custom integrated circuits can eliminate some of
the shortcomings of genera 1 purpose, off-the-shelf I Cs, but the
development cost of custom chips, usually somewhere between two
and five million dollars, is prohibitive (Dewey and Gadient 1986).
Much

of

this

cost

is

driven

by

the

enormous

effort

and

time

required to design and manage networks that can exceed, in the
case

of

very

large

scale

integration

(VLSI)

chips,

100,000

For ex amp 1e, 13, 000 man- hours were required in the

trans i stars.

design of the Z8000 microprocessor (Rice 1980).

Hardware Descriptions
In

order

to

deal

i n t e grated

c i r c ui t

and

methodology

and

de s i g n .

with
s y st em

practices

Con c e pt s

of

the

are

complexity

des i g ner s ,

now being

mod u 1 a r i t y ,

problem

facing

st r uc tu red

des i g n

applied

to

electronic

b 1o c k - st r uc tu r i ng ,

s y st em

hierarchies and structured descriptive techniques that have been
utilized

in

large

programming

projects

have

been

successfully

applied to VLSI design (Lea 1986).
The manner

in which digital

logic circuits are represented

has been strongly influenced by these structured design tools.
the

1950s,

transfers
register

I.S.

Reed

developed

in sequential dig.ital
transfer

language

a descriptive notation for

In
bit

systems that became known as a

(Dietmeyer

and

Duley

1975)

and

has

since been expanded to encompass a number of so-called hardware
description

languages.

The

hardware

description

languages

now

3

available differ widely
(Aylor,

Waxman

and

in

syntax,

Scarratt 1986)

features
and

are

and

capabilities

used primarily to

provide structured descriptions of hardware and to allow for the
computer s imul at ion of the description in order to confirm the
intended behavior of the circuit at various levels (Dietmeyer and
Duley 1975).

Toward a Corrrnon Language
Unfortunately, utilization of these descriptive languages has
been hampered by the

1 ac k

of a c 1 ear

standard.

Many of the

languages have remained in purely academic applications, while the
remainder tend to be the property of a particular manufacturer and
not available to companies without the resources to develop their
own software tools.

Worse, the lack of a standard places a severe

limitation

interoperability

of

the

of various

computer

aided

engineering tools and environments (Dewey and Gadient 1986).
In response to the

1 ac k

of standards, the Department of

Defense (DOD) has undertaken a project to develop a standardized
hardware description 1 anguage as a part of its very high speed
integrated circuit (VHSIC) program.

This language has been named

VHDL, for VHSIC hardware description language (Waxman 1986).

The

VHDL language is both an extension and a subset of the general
purpose

*

programming

language ADA*

(Wallace

1986),

a

language

ADA is a trademark of the United States Department of Defense ADA Joint Program Office (AJPO).
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developed during the 1970s and early 1980s by the Department of
Defense as a standard 1 anguage for

the

prograrrm i ng of embedded

computer systems (Cohen 1986).
One of the most controversial aspects of VHDL is the extent
of the similarity between VHDL and ADA.

During reviews of the

VHDL standard, some have argued for the full
VHDL,

while

similarity.
that

11

an

equal

Those

number

arguing

s i nee VHDL wi 11

be

for

have
the

inclusion of ADA in

fought

against

too

much

inclusion of ADA maintained

imp 1emented

in ADA and the behav iora 1

component will describe behavior, ADA seems the simplest and most
robust

means

to

provide

structured

hardware

design".

Those

arguing against the inclusion of ADA felt that since VHDL is a
hardware
language,

description
the

language

inclusion

of

and

not

ADA would

a

general

programming

over-complicate the

VHDL

language, making learning the language overly difficult (Nash and
Saunders 1986).

Recent Developments
Despite

the

potent i a 1 standardization

offered

by VHDL and

similar efforts, it is quite likely that the implementation of a
single set of standard tools capable · of the engineering of chips
for al 1 application areas should not be expected anytime in the
near

future.

Efforts

at

the

present

time

appear

to

be

concentrating on systems that deal with only one application area
in particular (DeMan et al. 1986).

5

Digital
area

among

signal

processing

design

automation

has

been

a popular applications

developers.

Due

to

the

highly

specialized, complex algorithms and high data throughput rates,
c u st om

I Cs

ha v e

become

a

applications (DeMan 1986).
is

the

system
of

compiler,

takes

in

s i g na 1

pro c e s s i n g

A notable example of work in this area

developed

Un i v er s it y

n ec es s i t y

by

Ed i n b ur g h .

Denyer
Th i s

a description

and

s y st em ,

of

the

(1985)

Renshaw
a

of

s il i c on

so - ca 11 e d

desired

the

behavior

of

the

circuit and produces as output the various masks required for chip
fabrication.

The

system a 1 so prov ides for veri fi cation of the

design via simulation of the behavioral description.
The Denyer

and

Renshaw project

utilizes a

special

language specifically developed for that system.
"FIRST,"

(Denyer and

Renshaw 1985)

description

languages

This language,

has been developed from the

ground up with hardware description in mind.
hardware

purpose

feel

that

the

Some designers of
similarity

often

observed between programming 1 ang uages and description 1 ang uages
is

unfortunate

and

the

result

of

the

lesser

evolution

of

description languages compared with that of programming languages
(Dietmeyer and Duley 1975).

An Alternate Approach
While
individual

special
task

disadvantages.

or

purpose
set

of

languages
tasks,

can

they

be

optimized

also

present

for

an

inherent

In order to use a new description language, one

6

must obviously become familiar with it.
the

need

for

debuggers,

proper

support

development

for

tools,

Perhaps not as obvious is

this

etc.

language -- compilers,

This

additional

required

support adds to the total software overhead of any project, and
may prevent the use of other tools or software support not written
for that special purpose language.
There has been interest in and study of the use of genera 1
purpose programming languages to describe and simulate hardware.
It

has

been

suggested

that

strong

typing,

automatic

memory

management and polymorphic operators be features of languages to
be used

in this role

(Ayres 1979).

Certainly, the power and

versatility of recent programming languages could prove useful for
hardware description.

Statement of Thesis
The purpose of this research was to examine the potential of
the AD A pro gr amm i ng 1an g uage for the des c r i pt ion and subsequent
simulation of bit-serial digital signal processing architectures.
ADA

was

chosen

for

examination

due

to

its

versatility,

standardization and the 1 ikel ihood that the DOD sponsorship will
make ADA

a well

supported

and · commonly

used

language.

The

selection of digital signal processing as the applications area
makes possible a comparison between Denyer and Renshaw's language
and ADA.

7

This investigation was carried out by encoding in ADA several
of the fundamental architectural blocks, or "primitives," selected
by

Denyer

and

Renshaw.

Once

encoded,

the

primitives

were

collected, along with important simulation routines, into an ADA
package.
of

a

A simple simulator was written to verify a description

DSP

algorithm

in

terms

of

DSP

primitives

and

other

hierarchical blocks.
The final
mode st

dig ita 1

pr i mi t i v e
complex

project step was to create the description of a

and

s igna 1
s i mu 1 at i on

number

their

therefore,

rout i n e s •

to magnitude

particular example has
using

processing

an

As

conversion

been demonstrated

specialized

made

subsystem

hardware

interesting

(Denyer and Renshaw 1985).

case

an

to

exercise

i n i t i a 1 ex amp 1 e ,

unit was

chosen.

by Denyer and

for

the

use

a

This
Renshaw

description - 1 anguage,
study

the

and

of ADA

CHAPTER II
ALGORITHMIC VLSI DESIGN

This chapter briefly describes a standard cell approach to
VLSI chip design used in recent silicon compilation projects.

It

focuses on the work of Denyer and Renshaw that is much of the
basis behind this paper.

A Building Block Approach
In 1980, a text was published (Mead and Conway 1980) that has
had a significant impact on both the present and future of VLSI
design.
technique
sy st ems

In this text, Mead and Conway advocate a VLSI design
of functional
( Le a 198 6 ) .

blocks

interconnected

to

form

Ea c h of the s e f unc t i on a 1 b1oc ks

larger
can

be

individually designed as a separate circuit and eventually reduced
into

integration · masks.

Once

the

circuit,

or

"leaf-cell,"

corresponding to a functional block has been designed, it can be
used as a building block, with more complex integrated circuits
being formed by the interconnection of the leaf-cells.

Different

VLSI chips can be developed by interconnecting various standard
leaf-cells, without

requiring

the

themselves (Mead and Conway 1980).

8

redesign

of

the

leaf-cells

9

This design style for

VLSI

chips

has

been

labelled

the

"simplified full-custom leaf-cell design style" (Lea 1986) and has
led to the development of standard cell
the

sac r i f i ce s
performance)

e ff i c i ency

terms

of

of a fully optimized design

structured

hierarchical

similar

the

to

(in

blocks.

top-down

The approach

s il i con

are a

and

in favor of a more

approach.

This

structured

design

methodology

approach,

popular

software projects (Fairley 1985) reduces the design

in

large

co~plexity

of

1a rg e sy st ems to a manage ab 1e 1eve 1 by a 11 ow i ng the des i g ner to

concentrate his efforts on one set of problems at a time, omitting
complicating details of lower hierarchical levels.

The similarity

to software engineering methodology has made this approach popular
among developers of silicon compilers (Lea 1986).

The Denyer and Renshaw Project
It is this standard ce 11 approach that has been adopted by
Denyer and Renshaw for their silicon compiler research.
case,

the

element.

standard

cell

is

a

generic

bit-serial

In this

processing

The use of bit-serial co11111unications between the cells

permits simplification of the networks connecting the cells, a
potential problem in the chip layout (Denyer and Renshaw 1985).
The hierarchy used in this project is shown in Figure 1.

All

design levels below the leaf-cell level have been automated into a
silicon compiler and are, therefore, not of concern to a designer

10

System

Chip

Operator

Primitive
(Leaf-cell)

Specified by DSP
Designer

Register-Transfer
Circuits

AutomatedImp 1emented by
Silicon Compiler

Gate-Level Circuits

Semiconductor Devices

Integration Masks

Figure 1.

Digital Signal Processing Hierarchy.

11
specifying a digital signal processing system.

The DSP designer

can view the leaf-cells as functional "black boxes."
A base set of leaf-cells, called primitives, was developed by
Denyer and Renshaw and is included in this report as Appendix D. A
description of a DSP system written in terms of these primitives
could be input to a silicon compiler which would produce as output
the masks for making integrated circuit chips to perform the DSP
function.
would

When processing the description, the silicon compiler

ca 11

i nvo 1ved.

routines

corresponding

to

the

ind iv idua 1 prim it iv es

These routines would draw the mask sect ions· for

the

leaf-cell in the appropriate area of the chip (Denyer and Renshaw

1985) .
In order to check the description before the time and expense
of silicon compilation, the description should first be processed
by a behav iora 1 simulator.

As

simulator

corresponding

calls

primitives.
be ha v i or

routines

However,

of the

in

this

pr i mi t iv es

by

with

case,

the

the

silicon
to

the

routines

compi 1 er,

the

description
simulate

the

process i ng s amp 1 e test d at a and

simulating propagation delays through the system.

By comparing

the simulation data with the desired output, design flaws can be
detected prior to silicon implementation.
This thesis is concerned with the s imul at ion of DSP system
descriptions.

The

DSP· descriptions

have

been developed

to

be

consistent with Denyer and Renshaw's format and timing conventions
(Denyer and Renshaw 1985).

Specifically:

12

1.

Data is fixed point, bit-serial, LSB first.

2.

The primitives are operated synchronously from a
master two-phase clock.

3.

Control signals are delayed by an integer number
of clock cycles via an associated control network
to provide primitive synchronization.

4.

Each operator possesses a fixed latency (propagation
delay from input to output) which is also an integer
number of clock cycles. (Since operation is bitserial, with one bit of data entering or leaving a
pr i mi t i ve d ur i ng each c 1oc k cy c 1e , the terms b it
and clock cycle will be used interchangeably when
referring to timing considerations.)
11

11

5.

11

11

Each primitive operator has an optional, one bit
input pre-delay in order to reduce the number of
single bit delay leaf-cells that might otherwise
be required to ensure that all necessary input data
arrives simultaneously).

CHAPTER III
A SAMPLE ALGORITHM

The

algorithm

description

chosen

capabilities,

to
as

exercise
well

as

the
the

ADA

behavioral

operation

of

the

accompanying simulator, is a rel at ions hip that approximates the
magnitude of a complex number.

This function, called the

11

four

region approximation," calculates the magnitude, M, of a complex
number, I + jQ, by (Filip 1976):

(I I I )
M = MAX ( ( 7 I 8) II

I
( ( 112) 111

I
( 7 1s) lo I)

+ ( 1 I 2) Q !)

+

(IOI)

)

Denyer and Renshaw proposed the following restatement of the
four

region

approximation

to

improve

its

structure

for

implementation as:

G

M = MAX

((7/8)G

+

(1/2)L)

where G =max (I, Q) and L =min (I, Q)

13

(Denyer and Renshaw 1985).
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A flow graph based on the above algorithm is shown in Figure
2.

Note that the numbers within circles represent delay times for

synch r on i z at ion of data and cont r o1 s i g na 1 s .

The cont r o1 s i g na 1

Cl arrives simultaneously with the LSBs of the real and imaginary

input data words.

The notation Cl-X refers to the Cl control

signal delayed by X bits.
The arcs interconnecting the primitives are designated by an
ID number in parentheses.

Labels are also used where appropriate.

The latency associated with each primitive is shown in brackets
below the primitive name.
Note that "seven-eighths" is not a primitive as such, but is
actually an operator made up of primitives in accordance with the
hierarchy shown in Figure 1.

The i nterna 1 architecture of the

seven-eighths operator is shown in Figure 3.
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CHAPTER IV
BEHAVIORAL DESCRIPTION IN ADA

This
digital

chapter

details

the

conventions

signal processing systems in ADA.

adopted

to

describe

In order to meet the

perceived needs of a VLSI signal processing designer and to best
utilize the capabilities of ADA, an abstract behavioral level of
description was chosen.
is

discussed

with

Each level of the descriptive hierarchy

respect

to

the

sample

implementation

of

a

complex-to-magnitude algorithm in the appendices.

Descriptive Levels and Abstraction
The
level

intent

language

behind
is

to

digital
permit

hardware description
the

precise

in

specification

a

high

of the

intended structure, capabilities, and/or functions of the system
being

described.

This

description

could

be

an

abstract

algorithmic specification with no implication of actual hardware
structure,

a detailed

gate-level

description

that obscures the

system behavior, or something in between these two extremes.

In

addition, different hierarchies are possible, with higher levels
using more powerful
instead
hardware

of

the

building blocks like adders and multipliers

lower

description

levels'

combinatorial

languages

17

provide

logic
the

gates.

Most

capability

18
of specifying systems at several different hierarchical levels and
with varying degrees of behavioral abstraction (Aylor, Waxman and
Scarratt 1986).
For the purpose of this project, it was decided to limit the
description to levels at or above the primitive level of the
hierarchy shown in Figure 1, with a fair degree of abstraction.
The ultimate intent of a system such as this is to allow a system
des i g ner to spec i f y an a 1go r it hm i c des c r i pt i on of the sy st em i n
terms of primitives like multiply and absolute value, leaving the
development of

the details of lower

levels to the automated

silicon compilation process and thus freeing the DSP designer from
the unnecessary details of low level digital synthesis.

Thus, the

designer can concentrate on the intended behavior and need not be
a skilled digital designer or MOS circuit designer.
It is a 1 so true that the strong data-typing and verbosity
that makes ADA and similar structured languages more readable and
easily
clarify

documented
behavioral

than

unstructured

descriptions

while

languages

also

lengthening

over 1y comp 1 i cat i ng s tructura 1 descriptions.

tends

and

to

perhaps

It has been noted

that while the ADA-derived VHDL has been designed for use at
various levels of behavioral abstraction, it has proven much more
successful

at

behavioral

description

description (Nash and Saunders 1986).

than

at

structural

19
Simulation Package Level
The abstraction of the description is strongest within the
primitive themselves, as can be seen by examining the procedure
"ABSOLUTE" in the ADA package

11

SIMPKG

11

detailed in Appendix A.

In

the middle of the execution body is the statement:

ARC (OUTPUT) .DATA:= ABS(ARC(INPUT).DATA)

which takes the absolute value of the input signal arc and assigns
it to the output signal arc.

While this could be accomplished in

hardware with shift registers and complementing logic (Denyer and
Renshaw 1985), the description here
about the actual structure.

implies virtually nothing

The only clue to the nature of the

hardware 1 ies in the ca 1 cul at ion of 1atency as the sum of a
constant plus the system word length, implying internal temporary
storage of the incoming serial bits, as well as an additional
processing delay.

If it were not for the need to include numerous

simulation details within the primitive, the function of the unit
would be quite obvious.

Operator Description Level
The level
hierarchical

of abstraction is reduced somewhat in the next
level

wh-ich

involves

complex-to-magnitude operator.

the

description

of

the

This is the lowest level which the

designer need deal with, as the primitives have been provided for

20

him as part of the package "SIMPKG.

11

The level of involvement

with the simulator has been minimized to just a requirement to
p1a c e the act ua 1 d es c r i pt i on wi th i n a c as e statement , a 11ow i ng
conditional execution of primitive routines (see Appendix F).
The description at this level consists primarily of procedure
calls to various primitive subroutines.
syntax

of

Renshaw's

several

descriptive

This is similar to the

languages

such

as

FIRST, where the routines are behavioral

Denyer

and

primitives

(Denyer and Renshaw 1985) and Hill and Peterson's AHPL, where the
r o ut i ne s are genera 1 pur po s e MS I i nt e g rated c i r c u i t s ( Hi 11 and
Peterson 1981).
level

In AHPL, the use of hardware primitives keeps the

of abstraction

behavioral

in

a

system description

low, while the

primitives of this paper maintain a fairly abstract

operator description.
Nevertheless, there is more structure implied at the operator
level than at the primitive level.

While the description can be

regarded as a structured verba 1 spec i fi cat ion of the comp 1ex to
magnitude algorithm flow graph, it also tends to imply a physical
conmunication network between the primitive "black boxes."
Observing the complex-to-magnitude routine in Appendix C, it
should be noted that the verbosity . of ADA so useful for software
readability can be used to improve hardware description.

In this

case, a feature known as named association, which binds subroutine
form a 1 parameters with the ca 11 i ng rout i ne s act ua 1 parameters. v i a
1

the syntax (Department of Defense 1983):
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Formal Parameter

=>

Actual Parameter

allows the description:

Subtract (minuend => 9, subtrahend => 8, difference =>12,
Latency=> 1, Ctrl => Cl{l2));

instead of the shorter but less revealing description:

Subtract (9, 8, 12, 1, Cl(l2));

which

requires

examination

of

the

primitive

description

documentation to reveal the actual interconnections.

or

The first

three parameters (9, 8 and 12) are the numerical designations of
the input and output arcs (type ARC_NO)

satisfying the forma 1

procedure specification:

Procedure Subtract (MINUEND, SUBTRAHEND, DIFFERENCE: ARC NO;
CTRL: NATURAL; LATENCY: POSITIVE: = 1;
DELl, DEL2: BIT: = O);

Significantly, the use of named as·s ociation is also an optional
(but recolll11ended) feature of VHDL (Lipsett, Harschner and Shahdad
1986).

Also,

in

keeping with another VHDL example, defaults are

provided for some of the parameters in the primitive routines.
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This frees the designer from specifying connections to seldom used
inputs or features, like the optional input pre-delay. While this
is

provided

to

hide

unnecessary

detail

and

streamline

the

description, it is recorrmended that it be used with caution as
unintended

omission of parameter specifications may result

in

operation other than that intended, with the root cause difficult
to detect.
A useful feature of the description method developed here is
that operator s c an be used as bu il d i ng b 1oc ks for more comp 1ex
operators.

Thus, a frequently occurring or useful operator, like

complex-to-magnitude, may be
operator

at

the

next

higher

used

as

hierarchical

man a g i ng comp 1ex i t y by ab st r act i on - workings

a building

of

the

complex-to-magnitude

complicates

the

simulation

block of an

level,

once

again

i n th i s c as e , the i nner
operator.

somewhat,

the

Although

added

power

it
of

description was deemed well worth the additional trouble.
It should be noted that the control portion of the operator
is separated from the data processing portion in keeping with the
popular

register

Peterson 1981).

transfer

sequential

machine model

(Hill

and

This separation is emphasized by use of a block

declaration for the control and a separate block declaration for
the data unit.

These block structures are provided solely to

clarify the description and serve no useful

purpose as far as

simulation is concerned, though they may prove useful to leaf-cell
or floorplan compilers operating on the same description.
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The Chip Level
The highest level of description in the present project is
the chip level,

representing

a

single VLSI

chip.

This

chip

consists of the associated operators, as well as a master control
generator for overall signal flow coordination and the input and
output pads and buffers necessary to route data to and from the
chip.

While

the

Denyer

and

Renshaw

system

has

multi-chip system hierarchy (Denyer and Renshaw 1985).

a

higher,
As shown

in Figure 1, limiting this project's description to single chips
only was done to limit the scope of this work and is not perceived
to be a limitation of ADA descriptions.

It

is felt that only

minor changes would be necessary to the present simulator and
primitives to allow for multiple chip systems.

CHAPTER V
BEHAVIORAL SIMULATION IN ADA

This chapter considers the

simulation of the

complex

magnitude description referred to in the previous chapter.

to
The

simulator was constrained by conventions adopted for

hardware

description,

normally

necessitating

some

programming

practices

avoided by software engineers and some compromises with simulation
fidelity.

The data structures, control signal implementation and

basic operation of the simulator are discussed.

Simulator Structure
Compared to the effort required to establish conventions for
hardware description in ADA, the construction of a simulator for
the ADA description
consuming task.

proved

a much more

formidable

and

time-

The problem was to develop a simulator, part of

which would be a descriptive routine (the "chip" description) that
ideally would contain little or no direct reference to simulation
variables or requirements in order not to burden the designer with
simulation details, and yet still be efficient enough to perform
its functions

in a reasonable time with

reasonable resources.

Although the simulator finally developed is rather limited and
perhaps somewhat simplistic, the limitations were a result of the
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scope of the project and, it is believed, could be expanded to a
more sophisticated system without changing its basic structure or
that of the hardware description discussed previously.
The

simulator

consists

B),

calls the description

(Appendix

which

as a subroutine.

of

a

main

routine
"CHIP"

"SIMULATE"
(Appendix

C)

The "SIMULATE" routine is actually little more

than a user I/O interface, an initialization section and a loop
containing

the

system

advancement routine.

description

and

a

simulation

The "CHIP" routine is compiled

time

separately

and linked at run time, permitting the compiling and linking of
different "chips" at run time without requiring recompilation of
the main simulator routine.

This maintains the general nature of

the simulator.

Scope of Simulation Variables
As mentioned previously, it was considered desirable that as
many simulation tasks to be performed by the system as possible.
This

led

to

many

details

being

buried

within

the

primitive

routines that are ca 11 ed by the description routine.

As these

primitives are provided to the user via the package
is

spared

from

simulation

technicalities.

11

SIMPKG, 11 he

Unfortunately,

the

placement of the description routine on a software level above the
primitive routine

level · but

below the

simulator

level made

it

impractical to pass simulation variables, such as simulation time
and data structures, via specified formal

parameters

since the
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simulation variables would have to
parameter

1 i st s

of

the

" sy st em"

be
ca 11

explicitly named
in

the

in

" s i mu 1 ate"

ma i n

routine and the primitive calls in the system description.
1 imitation

cou 1d

only

be

overcome

by

extensive

the

This

use of g 1oba1

parameters, a practice discouraged by software engineers due to
susceptibility

to

accidental

modification

unforeseen side effects (Fairley 1985).

of

variables

or

ADA practitioners warn of

obscured information passing and software maintenance difficulties
(Cohen 1986). Despite their warnings, the use of global variables
in this case appears warranted by the benefit of a 11 owing the
s y st em

des i g ner

information

to

between

i g nor e
the

the

c orrm u n i c at i on

simulator

and

the

of

s i mu 1 at i on

primitives.

It

is

interesting to note that VHDL has been criticized for forcing the
current

simulator

interconnections,
would

profit

time

to

hampering

from

be

passed

high

level

i nterna 1 access

via

port

behavioral

to a g 1oba1

(parametric)
models

that

s imu 1at ion time

(Nash and Saunders 1986).

Data Structures
The fundamental data type in this project is a type defined
in "SIMPKG

11

as type "signal."

This is a record consisting of a

floating-point data variable and an integer time variable.

Thus,

a s i g n a 1 becomes a t wo-·d im ens ion a 1 vector t y i ng s amp 1e data and
time of occurrence.
another digital

This is similar to the basic construction of

signal

processing descriptive language,

SILAGE,
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utilized in the Cathedral-II Sil icon Compiler Project (DeMan et
al. 1986).
As can be seen in the listing of package "SIMPKG" in Appendix
A, the type signal is used to define a global array of signal-type
variables that is called the arc array.

This is a 1 isting of

signals passing between primitives (nodes of a signal flow graph).
By passing the index numbers of different elements of the arc
array to the primitives as parameters of the primitive calls (in
the hardware description), the arc array can be used as a source
of input data for primitives as well as storage for output data.
By specifying the

same index to one primitive as output and

another primitive as input, the two primitives are effectively
joined together just as the nodes of a signal flow graph are
joined by arcs.

Simulation Abstractions
It must be noted that some abstractions have been introduced
i nto the s i mu 1at i on to improve th rough put.
the

simulation

primitives

operate

on

Mo st s i g n i f i c ant 1y ,
parallel

words

(not

bit-serial as in the actual hardware) that occur at the same time
as the earliest (least significant) · bit of the serial data word.
By using parallel data in · this fashion instead of one serial bit
at each c 1 ock t i me , the prim it iv e can process the en t i re word
during the same clock (simulation) time and eliminate the need to
call the primitive routine at every click of the simulation clock.
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By

adding adjustments to the primitive's internal

description,

the

same

bit-fidelity

as

the

algorithmic

actual

bit-serial

approach can be maintained while providing a significant increase
in simulator throughput {Denyer and Renshaw 1985).
Another deviation from the actual hardware convention was the
use of floating-point variables for the system data instead of the
fixed point data in the actual hardware.

Here, floating-point

variables were used due to the ease with which ADA operates on
floating-point

variables

Further

along

work

compared

the

lines

to
of

fixed-point
this

project

quantities.
should

use

fixed-point data to more accurately model the 1 imitations of the
hardware, though for this project it is not believed that the use
of floating-point data significantly contaminated or invalidated
the results.

The Event Queue
Due to the pipelined architectures of the signal processing
systems under study, where new input data enters the system before
the

previous data

has

been

completely processed

in order to

improve throughput, the arc array proved unsatisfactory as the
sole means of storing the data on the arcs.
diagrams

for

the

system

revealed . that

Evaluation of timing

output data

could

be

overwritten by later outputs before being input to the following
primitive if the preceding primitive had a 1 atency greater than
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one word length.

The use of multiple arc arrays and status bits

was discarded as too cumbersome.
In order to

solve the data overwriting

problem,

it was

decided to load the output data, the output time (equal to input
time + pre-delay + latency) and the arc index (identifying the
arc) onto a queue whenever a primitive completes its operations on
a signal.

The arc index-output data-output time vector can now be

referred to as an event.

Events are stored in the queue in order

of increasing event time with the earliest occurring event at the
head of the queue.

When it is time for a primitive to process a

data samp 1e, it 1ocates the data in the queue by 1ocat ing the
desired

input arc

index and event time and then

loading the

corresponding data into the proper location in the arc array.
Thus,

each primitive

is assured of val id

input data and the

overwriting of data of the arc array is inmater i a 1 .

Indeed, the

arc array now becomes more of a corrmunications path and less of a
storage facility, with the latter role now being performed by the
queue.

Overwriting in the queue is avoided by _defining a new

record for every new event, discarding it only after loading it
back into the arc array on the request of a primitive routine.
The queue is implemented as a global recursive-style 1 inked
1 ist.

Event records are dynamically al located during run-time and

linked via access types (similar to pointers in C or PASCAL) to
other event records already in existence.

Events are loaded onto

the queue by the SIMPKG procedure "ENQUEUE,

11

returned to the arc
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array by the procedure "RETRIEVE," and deleted from the queue by
the procedure "DELETE."

Advancing Simulation Time
The storage of data on the queue serves a much more useful
purpose than just ensuring the validity of primitive ·input data.
Since the events in the queue are ordered by increasing time, the
event at the head of the queue will be the next event to occur in
the simulation.

If the time of occurrence of the next event is

greater than the current simulation time (i.e., the next event
occurs at some time in the future), it would be pointless to
invoke any new primitives, as no new data would be available for
processing.

The same would ho 1d true for a 11 s imul at ion times

earlier than the next event time.

Obviously, the simulation clock

should

of

skip

ahead

to

the

intermediate

clock

cycles.

time
This

the

next

results

in

event,
an

ignoring

event-driven

simulation and a significant improvement in _simulator throughput.
It is similar, in · fact,

to Denyer and

Renshaw's event-driven

behavioral simulator (Denyer and Renshaw (1985).

Control Considerations
Control

signals

are

generated · in

a chip description

by

delaying the outputs of the chip's "control generator" primitive.
The delays are accomplished by the "CBITDELAY" primitive, which
delays the original control signal by a user-specified latency.
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There

are

three

possible

control

signals

from

the

control

generator, coinciding with the first bit of a word, the first word
of a group of words, and the first group of a block of groups of
words, respectively, and labelled Cl, C2 and C3.

Simulation of

these control signals is accomplished by loading the first element
of three global arrays named Cl, C2 and C3 with the simulation
time
11

of

the most

recent occurrence of Cl,

C2 and

C3.

The

CBITDELAY" primitives are now used to fill out the rest of the

arrays with the corresponding delayed signal occurrence time.
When invoked by the occurrence of an event on a data arc, a
primitive will compare the present (simulation) time to the time
of its control

signal.

If the times are not

identical, the

simulator will issue a warning message and corrmence a diagnostics
routine to assist the designer in locating the missing control
s i gna 1 .

A weakness of this arrangement is that extra contra 1

s igna 1 s wi 11 not be detected by the s imu 1a tor but wou 1d cause
erroneous operation in the actua 1 hardware system.
should be added in future versions of this simulation.

This feature

CHAPTER VI
CONCLUSIONS

The

purpose

of

this

research

was

to

investigate

the

possibility of using ADA as a means of describing digital hardware
and performing subsequent s imul at ion of the description.
goa 1

was

accomp 1 i shed

with

the

behav i ora 1

simulation of a complex-to-magnitude digital

That

description
signal

and

processing

algorithm implementation.
In theory, almost any task that is within the capabilities of
one programming 1anguage can be accomp 1 i shed by another 1anguage
as well, given sufficient time and resources.

How well the second

language accomplishes the task compared to the first is to a large
extent subjective.

Prograrrming languages and styles tend to vary

in popularity as a matter of personal preference as much as with
any true measure of their capabilities (Nash and Saunders 1986).
Nevertheless, some additional conclusions were reached as a result
of this project:
1.

General

description.

1anguages

are

useful

for

hardware

As previously noted, Dietmeyer and Duley questioned

the wisdom of
strongly

purpose

allowing

influenced

hardware

by _general

(Dietmeyer and Duley 1975).

description
purpose

languages

progranming

It should be noted
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to

be

1anguages

that this was
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written

prior

digital

systems.

languages

to

become

the
That
ever

current emphasis
same
more

ten

on

years

powerful

and

top-down design of

has

seen

programming

versatile,

with

an

emphasis on strong type checking, readability, maintainability,
structuring and standardization that was the exception rather than
the rule in 1975.

If present hardware description languages are

only now evolving to the level of the 1950s prograrrming languages,
it seems reasonable to assume that a powerful language 1 ike ADA
would be far enough advanced to perform adequately in the same
role as lesser developed description languages.
2.

ADA is not difficult to learn and well worth the effort.

It appears that anyone familiar with C or PASCAL can adapt to ADA
with little additional

effort.

Despite concerns of those who

argued against full ADA inclusion in VHDL on the grounds that
training designers in ADA and VHDL would be too difficult (Nash
and Saunders 1986), it is believed that the added power of a full
ADA implementation in VHDL would justify any additional training
effort.
3.

Although not originally intended for the role, ADA is a

good choice for hardware description due to its ready availability
and support.

By 1990, software costs are expected to amount to

90% of all computing costs (Fairley 1986).

Organizations without

a present 1y avail ab 1e des i g n au tom at ion sy st em might prof it more
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from ADA development with its base of existing software support
than from starting from scratch with a special purpose language.
4.

Further

concentrate

on

research

is

justified.

silicon

compilation

Future
from

ADA

work

should

behavioral

descriptions, automatic test vector generation for the simulation,
improvement in the simulation tools and additional operators for
use by large systems.

APPENDICES

APPENDIX A
SIMULATION PACKAGE
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with text_io,sequential_io;
use text_io,sequential_io;
Package SimPkg is
package int_io is new integer_io(intege~>;
use int_io;
package +lt_io is new +loat_io<+loat>;
use +lt io;
simulation type
Type simulation_type is
record
time: natural;
last_time:integer;
end r-ecord;
sim:simulation_type;
data variables
Type signal is
record
data:+loat;
time: natural;
end. record;
package seq_io is new sequ.ential_io(signal>;
use seq_io;
subtype arc_no is integer
range -1 .• integer'last;
NC:constant:=-1;
type signal_list is array
o+ signal;

(ar-c no range

arc: signal_list<-1 •• 100);
indata:signal_list(1 .. 10>;
outdata:signal_list<l •• 10>;
control

var-iables

<>>
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type care is arrayCnatural range 0 .• 100>
o-f natural;
c1,c2,c3:carc;
queue variables
type queue_type;
type queue_ptr is access queue_type;
type queue_type is
record
arc_number:arc_no;
data:-float;
time: natural;
link:queue_ptr;
end record;
head:queue_ptr:=null;
misc global variables
subtype bit is integer range 0 .. 1;
event:arc_no;
count: positive;
input_+ile,output_-file:seq_io.-file_type;
data_ready:natural;
trace_enable,name_enable:boolean:=+alse;
simulation procedures
procedure ADVANCE TIME;
procedure CLOSE FILE;
procedure DATA_IN<number,ctrl:natural>;
procedure DATA_OUT<number,ctrl:natural);
procedure DELETE<arc_number:arc_no>;
procedure ENQUEUE<arc_number:arc_no);
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procedure DIAGNOSTICS;
procedure KEY_IN<number,ctrl:natural>;
procedure OPEN FILE;
procedure PRINT_OUT(number,ctrl:natural};
procedure RETRIEVE<arc_number:arc_no;
del:bit:=O>;
procedure TRACE;
primitive procedures
procedure ABSOLUTE<input,output:arc_no;
ctrl:natural;
swl:positive:=16;
del:bit:=O>;
procedure ADD(addend1,addend2,sum:arc_no;
ctrl:natural;latency:positive:=1;
del1,del2:bit:=O>;
procedure BITDELAY(input,output:arc_no;
latency:positive:=l);
procedure CBITDELAY(cin:natural;
cout:in out natural;
latency:positive:=l>;
procedure CONTROL_GENERATDR<c1_cnt,c2_cnt,
c3_cnt:positive:=1>;
procedure DSHIFT<input,output:arc_no;
ctrl:natural;
power2:positive:=1;
del:bit:=O>;
procedure ORDERCin1,in2,max,min:arc_no;
ctrl:natural;
swl:positive:=16;del1:bit:=O>;
procedure PADIN<ext,int:arc_no;ctrl:natural>;
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procedure PADDUT<int,ext:arc_no;ctrl:natural>;
procedure SUBTRACT(minuend,subtrahend,
difference:arc_no;
ctrl:natural;
latency:positive:=l;
dell,del2:bit:=O>;
end SIMPKG;
package body SIMPKG is

procedure ADVANCE_TIME is
temp_time:natural;
begin
if name_enable = true then
put_line<"ADVANCE_TIME">;
end if;
while head.all.arc number = -1 loop
head:=head.all.link;
end loop;
temp_time:=head.all.time;
if temp_time>cl<O>+caunt then
sim.time:=c1(0)+count;
else sim.time:=temp_time;
event:=head.all.arc_number;
end if;
end ADVANCE TIME;

procedure CLOSE_FILE is
begin
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close(input_file>;
close(output_file>;
end CLOSE_FILE;

procedure DATA_IN<number,ctrl:natural)

is

begin
if name enable = true then
put line( DATA !Nu>;
end if;
if (sim.time=ctrl) and
(sim.last time /= sim.time)
11

for i

then

in 1 .• number loop

read(input_file,indata<i>>;
end loop;
sim.last time:=sim.time;
end i f ;
end DATA_IN;

procedure DATA

OUT<number~ctrl:natural)

begin
if name enable = true then
put_l i ne < DATA_OUT
end if;
if sim.time=ctrl then
11

for i

11

);

in 1 .. number loop

write(output_file,outdata<i>>;
end loop;
end

if;

end DATA OUT;

is
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procedure DELETE<arc_number:arc_no)

is

search_pos:queue_ptr:=head;
next_node:queue_ptr renames
search_pos.all.link;
event time:natural renames
arc(arc_number).time;
begin

i+ name_enable = true then
put_l i ne ( "DELETE
end i+;
i+ head=null then
11

);

return;
elsi+

<head.all.time=event time) and
(head.all.arc number=arc number)

then

head:=head.all.link;
return;
else
while search_pos.all.link/=null

i+

loop

(search_pos.all.link.all.time
= event time) and
<search_pos.all.link.all.arc_number
= arc number) then
search_pos.all.link:=
search_pos.all.link.all.link;
return;

else search_pos:=search_pos.all.link;
end i-f;
end loop;
end i+;
end DELETE;
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procedure ENQUEUE<arc_number:arc_no)

is

prior_pos,search_pos:queue_ptr;
event time:natural renames
arc(arc_number).time;
event_data:+loat renames
arc(arc number).data;
begin
if name_enable = true then
put_line("ENQUEUEu>;
end i+;
if head=null then
head:=new queue_type'(arc_number,
event_data,event_time,null);
elsif head.all.time >event time then
head:=new queue_type'(arc_number,
event_data,event_time,head>;
else
prior_pos:=head;
search_pos:=head;
while <search_pos.all.time < event time)
and <search_pos.all.link /=null> loop
prior_pos:=search_pos;
search_pos:=search_pos.all.link;
end loop;
if search_pos.all.link =null then
search_pos.all.link:=new
queue_type'(arc_number,event_data,
event_time,null>;
else
prior_pos.all.link:=new
queue_type'(arc_number,event_data,
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event_time 7 prior_pos.all.link>;
end if;
end i f ;
trace;
end ENCJUEUE;
procedure DIAGNOSTICS is
halt:
begin

e ;.~ cepti

on;

trace_enable:=true;
put_line< 11 DIAGNOSTICS 11 >;
trace;
put_l ine ( "E>:ecution terminated.
raise halt;

11

};

end DIAGNOSTICS;

procedure KEY_INCnumber 7 ctrl:natural>

is

begin
if name enable = true then
put_line(uKEY_IN 11 ) ;
end if;
if (sim.time = ctrl) and
(sim.time /= sim.last time)

then

data_ready:=O;
for i in 1 •• number loop
put(nTime = 11 >; putCsim.time>;
new_line;
put(nEnter next data point for
input #
put<i>;
put_line( 11 : 11 >;
get<indata(i).data>;
indata(i).time:=sim.time;
new_line;
data~ready:=data_ready + 1;
11

);
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end loop;
sim.last_time:=sim.time;
end if;
end KEY IN;
procedure OPEN_FILE is
begin
open(input_file,in_file, simdata ada
open(output_file,out_file, results ada
end OPEN_FILE;
11

11

11

procedure PRINT_OUT(number,ctrl:natural)
begin
if name_enable = true then
put_line("PRINT_OUT 11 >;
end i f ;
if sim.time=ctrl then
for i

in 1 •• number loop

new_line;
putcnou.tput data is:
pu.t(outdata(i).data>;
new_line;
put( 0 0utput time is:
put(outdata(i).time>;
new line;

II) ;

end loop;
end i f ;
end PRINT OUT;
procedure RETRIEVE(arc number:arc no;
del:bit:=O> is
search_pos:queue_ptr:=head;

);

11

);

is
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next_node:queue_ptr renames
search_pas.all.link;
event_time:natural renames
arc(arc_number).time;
event data:float renames
arc(arc number).data;
begin
if

name_enable = true then
put_l ine ( RETRIEVE
11

11

);

end i f ;
i f head=null then return;
elsif (head.all.time+ del = sim.time) and
(head.all.arc number = arc number) then
event_time:=head.all.time;
event data:=head.all.data;
trace;
return;
else
search_pos:=head;
while search_pos.all.link /=null
if

loop

Csearch_pos.all.link.all.time
+ del = sim.time) and
(search_pos.all.link.all.arc_number
= arc number) then
event time:=
search_pos.all.link.all.time;
event data:=
search_pos.all.link.all.data;
trace;
return;

else search_pos:=search_pos.all.link;
end i f ;
end loop;
trace;
end i f ;
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end RETRIEVE;

procedure TRACE is
search_pos:queue_ptr:=head;
begin
i~ trace enable = false then return;
end if;

put_l i ne ( Trace for
15

n);

put< Simulation time=
put(sim .. time);
new 1 i ne ( 2} ;
11

11
);

put_line(uQueue contents: 11 >;
new_line;
while search_pos /= null loop
put(search_pos.all.arc_number>;
put(search_pos.all.data>;
put<search_pos.all.time);
new_line;
search_pos:=search_pos.all.link;
end loop;
nevJ 1 i ne;
put_line("Arc array contents:
new_line;
for i in 1 .• 20 loop

11

>;

put(i);
put(arc(i}.da~a>;

put(arc(il.time>;
new line;
end loop;
new line;
put_line("Control array contents:
new line;

11

>;
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for

i

in 1 .• 20 loop

put(i);
putCc1Ci>>;
new_line;
end loop;
end TRACE;
-- primitive procedures

procedure ABSDLUTE<input,output:arc_no;
ctrl:natural;
swl:positive:=16;
del:bit:=O> is
latency: positive;
data_timing,ctrl_timing:exception;
temp: natural;
begin
if name_enable = true then
put_line< 11 ABSOLUTEu>;
end if;
temp:=sim.time;
sim.time:=sim.time+del;
if ctrl=sim.time then
retrieve(input,del>;
latency:=sw1+3;
i f arc(input>.time+del=sim.time then
delete (input);
arc(output).data:=
abs(arc(input).data>;
arc(output).time:=
arc(input).time+latency+del;
enqueue <output> .;
else raise data_timing;
end i f ;
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else raise ctrl_timing;
end if;
sim.time:=temp;
e>!ception
when data_timing=>
put<"Data not available for
. . absolute . . at time 11 >;
put(sim.time>;
new line;
diagnostics;
when ctrl_timing=>
put( 11 no control signal for
. . absolute' at time
• !'
put(sim.time);
new_line;
diagnostics;
!I \

•

end ABSOLUTE;

procedure ADDCaddend1,addend2,sum:arc_no;
ctrl:natural;
latency:positive:=1;
del1,del2:bit:=O> is
data_timing,ctrl_timing:exception;
temp:natur-al;
begin
i-f name enable= true then put_line( ADD
end if;
11

temp:=sim.time;
if del1=1 or del2=1 then
sim.time:=sim.time+l;
end if;
if ctrl=sim.time then
retrieve(addend1~del1>;

retrieve(addend2,del2>;

11

>;
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if (sim.time=arc<addend1>.time+del1)
(sim.time=arc(addend2).time+del2}

and
then

delete(addend1);
deleteCaddend2>;
arc(sum).data:=
arc(addend1).data+arc(addend2>.data;
arc(sum).time:=
arc(addend1).time+latency+del1;
enqueue(sum>;
else raise data_timing;
end if;
else raise ctrl timing;
end if;
sim.time:=temp;

when data timing=>
put< Data not available for
'add' at time 11 >;
put(sim.time>;
new_line;
diagnostics;
11

when ctrl_timing=>
put( 11 no control signal for
'add' at time">;
put ( s i m. ti me) ;
new_line;
diagnostics;
end ADD;
procedure BITDELAY<input,output:arc_no;
latency:positive:=1)
data_timing:exception;
begin
if name_enable = true then
put_l i ne·<11 BITDELAY 11 >;

is
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end if;
retrieve<input>;
if sim.time=arcCinput>.time then
delete (input) ;
arc(output).data:=arc{input>.data;
arc(output>.time:=
arc(input>.time+latency;
enqueue(output>;
else raise data_timing;
end if;
e;..! cepti on
when data_timing=>
put( Data not available for
at time H);
putCsim.time);
new_line;
diagnostics;
11

'bitdelay'

end BITDELAY;
procedure CBITDELAY<cin:natural;
cout:in out natural;
latency:positive:=1)

is

begin
if name_enable = true then
put_line( CBITDELAY >;
end if;
11

l.- -&.
•

(sim.time>cout>

11

or

Csim.time=O>

then

caut:=cin+latency;
end i-f;
end CBITDELAY;
procedure CONTROL_GENERATDR<c1_cnt,c2_cnt,
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c3_cnt:
positive:=!)

is

begin
i-f name_enable = true then
put_l i ne < 11 CONTROL_GENERATORn);
end i-f;
count:=cl cnt;
i-f sim.time mod c1_cnt = 0 then
c1(0):=sim.time;
end i-f;
i-f sim.time mod

(cl cnt*c2 cnt>=O then

c2(0):=sim.time;
end i-f;
if sim.time mod
then

(cl cnt*c2 cnt*c3_cnt)=0

c3<0>:=sim.time;
end if;
end CONTROL GENERATOR;

procedure DSHIFT(input,output:arc_no;
ctrl:natural;
power2:positive:=1;
de l : bit: =O > is
latency,temp:natural;
data_timing,ctrl_timing:exception;
begin
if name_enable = true then
put_line( 11 DSHIFT 11 ) ;
end if;
temp:=sim.time;
sim.time:=sim.time+del;
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i+ ctrl=sim.time then
retrieve(input,del>;
latency:=power2 + 3;
i+ arc(input>.time+del=sim.time then
delete (input) ;
arc(output).data:=
arc(input).data/{2.0**power2);
arc(output).time:=
arc(input).time+latency+del;
enqueue<output>;
else raise data timing;
end i+;
else raise ctrl timing;
end i-f;
sim.time:=temp;
exception
when data_timing=>
put( Data not available +or
at time 11 ) ;
put(sim.time>;
new_line;
diagnostics;
11

when ctrl_timing=>
put( 11 no control signal -for
at time 11 >;
put(sim.time};
new line;
diagnostics;

1

dshift

1

'dshi-ft:

end DSHIFT;
procedure MULTIPLY<data,coe-f-f ,delayeddata,
product:arc_no;
ctrl:natural;
coe-f-fbits:natural:=16;
round:boolean:=-false;
del1,del2:bit:=0) is
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data_timing,ctrl_timing:exception;
temp:natural
begin
if name_enable = true then
put_lineC 11 MULTIPLY 11 >;
end if;
temp:=sim.time;
if del1=1 or del2=1 then
sim.time:=sim.time+l;
end if;
if ctrl=sim.time then
retrieve(data,dell>;
retrieve(coeff,del2>;
if Csim.time=arc(data).time+del1) and
(sim.time=arc(coeff).time+del2} then
delete (data);
delete(coeff>;
latency:=2*arc(coeff).data+2>;
arc(product).data:=
arc(data>.data*arc(coeff).data;
arc(product>.time:=
arc(data>.time+latency+de11;
enqueue(product>;
arc(delayeddata>.data:=
ar-c(data>.data;
arc(delayeddata).time:=
ar-c(data>.time+del1+latency;
enqueue(delayeddata>;
else raise data_timing;
end if;
else raise ctrl_timing;
end if;
sim.time:=temp;
e::r~ception
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when data_timing=>
putC 11 Data not available -for
at time ">;
put(sim.time>;
new_line;
diagnostics;
when ctrl_timing=>
put< 11 no control signal -for
at time
put(sim.time>;
new_line;
diagnostics;

1

multiply'

'multiply'

11

);

end MULTIPLY;

procedure DRDER(in1,in2,max,min:arc_no;
ctrl:natural;
swl:positive:=16;
del 1: bit: =O) is
latency,temp:natural;
data_timing,ctrl_timing:exception;
begin
i-f name enable = true then
put_line< 11 0RDER 11 >;
end i-f;
temp:=sim.time;
sim.time:=sim.time+del1;
i-f ctrl=sim.time then
retrieve(in1,del1>;
retrieve (in2);
latency:=swl+3;
i-f <sim.time=arc(in1).time+del1> and
(sim.time=arc(in2).time) then
delete Cini);
delete(in2);
i-f arc(in1>.data>arc(in2).data then
arc(max>.data:=arc(inl).data;
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arc(min).data:=arc(in2>.data;
else arc(max).data:=arc(in2).data;
arc(min).data:=arc(in1}.data;
end i-f;
arc(max).time:=arc(in2>.time+latency;
arc(min).time:=arc(in2).time+latency;
enqueue(max);
enqueue(min);
else raise data_timing;
end if;
else raise ctrl timing;
end i-f;
sim.time:=temp;
e>~ception

when data_timing=>
put( .. Data not available -far
at time 11 >;
put<sim.time>;
new_line;
diagnostics;
when ctrl timing=>
put( nQ control signal for
at time
put(sim.time>;
new line;
diagnostics;
11

11

);

end ORDER;
procedure PADIN<ext,int:arc_no;
ctrl:natural> is
data_timing~halt:exception;

begin
i-f name_enable = true then
put_line< 11 PADIN 11 >;

1

order

rorder

1

1
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end i-f;
. -t:
1 .

(sim.time=ctrl> and
Cdata_ready > O> then
if indata<ext>.time=sim.time then
arc(int>.data:=indata<ext>.data;
arc(int>.time:=indata(ext).time;
event:=int;
data_ready:=data_ready-1;
enqueue< int>;
else raise data_timing;
end i-f;

end if;
e~-~

cept ion
when data_timing=>
put( lnput data time faulty at time
put<sim.time>;
ne'-AJ_l ine;
put ( Terminating e;-~ecutior:.
t-ai se halt;
11

11

0

);

end PADIN;

procedure PADOUTCint,ext:arc_no;
ctrl:natural) is
begin
i-f name_enable = true then
put_line( PADDUT >;
end if;
11

11

if sim.time=ctrl then
retrieve(int>;
delete(int>;
autdata<ext>.data:=arc(int>.data;
outdata<ext>.time:=arc(int>.time;

11
);
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end if;
end PADOUT;

procedure SUBTRACT<minuend,subtrahend,
difference:arc_no;
ctr-l:natural;
latency:positive:=1;
del1,del2:bit:=O> is
data_timing,ctrl_timing:exception;
temp:natural
begin
·+
1.

name_enable = true then
put_l ine ( 11 SUBTRACT 11 >;

end i-f;
temp:=sim.tirne;
if del1=1 or del2=1 then
sim.tirne:=sirn.tirne+l;
end if;
if ctrl=sim.time then
retrieve{rninuend,dell);
retrieve(rninuend,del2>;
if (sirn.tirne=arc(minuend).tirne+del1) and
(sim.time=arc(subtrahend).tirne+del2>
then
delete(rninuend>;
delete(subtrahend>;
arc(difference).data:=
arc(minuend).data arc(subtrahend).data;
arc(difference).time:=
arc(minuend).tirne+latency+dell;
enqueue(difference>;
else raise data_timing;
end if;
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else raise ctrl_timing;
end i-f;
sim.time:=temp;
exception
when data_timing=>
put( 11 Data not available -for
at time 11 >;
put(sim.time>;
new_line;
diagnostics;
when ctrl_timing=>
put("no control signal -for
at time 11 ) ;
put<sim.time>;
new_line;
diagnostics;
end SUBTRACT;

end SIMPKG;
- - end o-f package SIMPKG.

1

1

SUbtract

Subtractr

1
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with simpkg~text_io;
use simpkg~text_io;
procedure SIMULATE is
package
use int
package
use f 1 t

int_io is new integer_io(integer>;
io;
flt_io is new float io(float>;
io;

maxclk:natural:=1;
response:character:='n';
one_trace enable:boolean:=false;
procedure SYSTEM is separate;

begin
putC"Enter number of clock times to
simulate: 11 ) ;
get (ma;.~cl k) ;
new line;
put("Pt-int routine names (y/n)?
get<response>;
if response =
y
or response =
name_enable:=true;
end i-f;
new line;
put("Print traces <y/n)? 11 >;
get<response>;
if response =
V
or response =
trace enable:=true;
end if;
new_line;
1

1

11

>;

'Y' then

y

then

if trace_enable = false then
putC 11 Print trace for time advance (y/n)?
getCresponse>;
if response = 'Y' or response =
y
then
one_trace enable:=true;
end if;

11

>;
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new_line;
end if;
sim.time:=O;
sim.last time:=-1;
while sim.time

<= maxclk loop

SYSTEM;
ADVANCE TIME;
if name enable = true then
put< New sim.time =
new line;
11

11

);

put(sim.time>;

end if;
if (one trace enable = true)
trace_enable:=true;
TRACE;
trace enable:=false;
else
TRACE;
end if;

then

end loop;
put_line( Simulation complete.
11

end SIMULATE;--

11

>;

APPENDIX C
SAMPLE SYSTEM
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-- a system description of the Complex to
Magnitude algorithm.
separate<SIMULATE>
procedure SYSTEM is
procedure CONTROL_NETWORK is
begin
CBITDELAY<c1<0>,c1(3),3);
CBITDELAY<c1(3),c1(6),3);
CBITDELAYCc1C6>,c1(12>,6>;
CBITDELAY<c1(12>,c1C13>,1>;
CBITDELAY<c1<13),c1<14>,1>;
CBITDELAY(c1<14>,c1(17>,3>;
end CONTROL_NETWORK;
procedure SEVEN_EIGHTHS<input_arc:arc_no;
ctrl1,ctrl2:natural>

is

event_1,x:arc_no;

begin
x:=input_arc;
event 1 := (event -

input_arc) + 1;

case event 1 is
when 1 =;.:DSHIFT <input=>x ,output=>x+2,power2=>3,
ctrl=>ctr11>;
BITDELAY<input=>x,output=>x+3,
1 atency= >6) ;
when 2 =>
BITDELAYCinput=>x+1,output=>x+5,
latency=>3>;
when 3:4 =>
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SUBTRACT(minuend=>x+3,subtrahend=>x+2,
di++erence=>x+6,latency=>1,
ctrl=>ctrl2);
BITDELAYCinput=>x+3,output=>x+4,
l atency=>1};
when others =>
put_line( Seven_eighths +ailed.
DIAGNOSTICS;
11

11

>;

end case;
end SEVEN_EIGHTHS;
procedure COMPLEX_TD_MAGNITUDE is
begin
case event is
when 1=>
ABSOLUTECinput=>1,output=>3,swl=>16,
ctrl =>c 1 (0) >;
when 2=>
ABSOLUTECinput=>2,output=>4,swl=>16,
ctrl=>cl (0));
when 3:4=>
ORDERCin1=>3,in2=>4,max=>6,min=>5,
swl=>16,ctrl=>c1<3>>;
when 5=>
D~HIFT<input=>5,output=>7,power2=>1,

ctrl =>c 1 (6)) ;
when 6 •• 9=>
SEVEN_EIGHTHS<6,c1C6>,c1<12>>;
when 10: 13=>
ORDERCin1=>10,in2=>13,max=>14,min=>NC,
swl=>16,ctrl=>c1C14),del1=>1>;
when 11: 12=>
ADDCaddend1=>11,addend2=>12,sum=>13,
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latency=>1,ctrl=>c1(13));
when others=>
put< Event =
put<event>;
new line;
diagnostics;
11

11

);

end case;
end COMPLEX TO MAGNITUDE;
begin
CONTROL: declare
begin
CONTROL_GENERATOR(16>;
CONTROL NETWORK;
end CONTROL;
DATA: declare
begin
l<EY_INC2,c1<0>>;
PADINCl,1,cl<O>>;
PADIN<2,2,c1<0>>;
case EVENT is
when 1 .. 13 =>
COMPLEX TO MAGNITUDE;
when 14 =>
PADOUTC14,1,c1(17>>;
PRINT_OUT<1,c1C17>>;
when others =>
DIAGNOSTICS;
end case;
end DATA;
end

SYSTEM;
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- - end of system description.

APPENDIX D
PRIMITIVE OPERATORS

DSP Simulation Primitives

Arithmetic

Storage

Control

absolute

bitdelay

cbitdelay

add

worddelay

control generator
cworddelay

constgen
dpmult i ply
d shift
mshift
multiplex
multiply
order
subtract

Format

Pads

fformatltol

pad in

fformat2tol

padout

ff ormat3tol
formatlto2
fl imit
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APPENDIX E
SUMMARY OF DESCRIPTION AND SIMULATION PROCEDURES
I.

DESCRIPTION
A.

Draw a signal flow graph of the desired architecture.
1.

Number arcs using consecutive integers starting with
1.

a.

If using operators as well as primitives, reserve
a block of consecutive arc ID numbers consistent
with the number of internal arcs in the operator.
For example, seven-eighths has 2 internal arcs.
These arc ID numbers are reserved for seveneighth s and are not used by this higher level
complex-to-magnitude operator.

b.

Output arcs that are not utilized in a particular
application (like the "minimum" output of the last
"order" primitive in complex-to-magnitude) should
be assigned an arc ID of NC (no connection).
Data on NC arcs will be removed automatically by
the simulator.
11

11

2.

B.

11

11

Connect a control delay network to the nodes
(primitives and operators) of the signal flow graph
above. Assign delays consistent with the primitive's
latencies.

Encode the description of the chip.
1.

The description must start with the statement:
SEPARATE (SIMULATE)
This will allow the linker to link the compiled
description object code with the previously compiled
simulator object code. (The simulator, Appendix B,
must be compiled before the chip description, but
once compiled, does not have to be recompiled for
each new chip description.)
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2.

Include a control-network description as a list of
cbitdelay statements. Consult the SIMPKG
declarative part (Appendix A) for the proper cbitdelay
syntax.
11

11

3.

Include descriptions of the operators used in your
chip description. These descriptions can be included
in the declarative portion of the chip procedure (like
complex-to-magnitude and seven-eighths in Appendix C)
or separately compiled with a reference in the
declarative part of the chip procedure (i.e.,
procedure complex-to-magnitude is separate j).
Detailed instructions on operator description are
contained in Appendix F.

4.

The executable portion of the description is made up
of two block statements, control and data.
a.

The control block contains calls to the controlgenerator primitive, which generates Cl, C2 and
C3, and the control-network, which produces
delayed signals Cl-X, C2-X and C3-X.

b.

The data portion consists of an input section
(key-in and padin calls) and an event-driven
operator section. For more information on
event-driven operators, see Appendix F.

APPENDIX F
THE EVENT-DRIVEN OPERATOR
The key to understanding the operator description lies in the
use of a "case" statement.

The global variable "event" is loaded

with the arc ID number of the next event to be simulated by the
subroutine ADVANCE-TIME.

"Event" will

now be used via a case

statement to select which primitives will be executed.
Compare

the

listing

of procedure complex-to-magnitude

Appendix C with the signal flow graph shown in Figure 2.

in

Assume

that this next event occurs on arc 2 which is the input arc to an
11

absolute"

primitive.

Examination

of the

complex-to-magnitude

listing shows:

Case Event is

When 2

=>

absolute (input
ctrl

=>

=> 2,

output

swl

=> 4,

=> 16,

Cl(O));

Thus, when an event occurs on arc 2, the absolute primitive will
be ca 11 ed.
The use of the case statement above unfortunately ties the
description to certain arc ID numbers.

71

In order to create a more

~
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general

description,

a

local

variable

can

be

loaded

with

a

modified arc number.
Examine the listing of procedure seven-eighths in Appendix C.
Note that the input arc number (the number assigned to a higher
level

description;

description)

is

in

sent

this
to

the

case,

the

complex-to-magnitude

seven-eighths

proc·e dure

as

a

parameter . Th i s arc i s treated with i n s e ven - e i ght hs as arc 1 .
Instead of this global variable "event," a local variable event-1
that has been adjusted by the input arc parameter is used to drive
the seven-eighths case statement.

Thus, an event on arc 6 is seen

by seven-eighths as an event on its arc 1.
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